electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

RTL code for chirp modulator (using dds)


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design > RTL code for chirp modulator (using dds)
Author Message
silverit



Joined: 19 Jun 2009
Posts: 6


Post25 Jun 2009 14:41   

chirp modulator


Hi everybody,

please, I need to perform a chirp modulator for Radar applications.

To understand how work the system and then make a simulations at top level, please is there someone that can provide me a rtl(vhdl or verilog) for this IP?

Thanks
Best Regards
Back to top
Google
AdSense
Google Adsense




Post25 Jun 2009 14:41   

Ads




Back to top
silverit



Joined: 19 Jun 2009
Posts: 6


Post29 Jun 2009 14:08   

modulator using dds


Hi all,

Please someone can help me?

Thanks
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design > RTL code for chirp modulator (using dds)
Page 1 of 1 All times are GMT + 2 Hours
Similar topics:
DDS based Chirp Generator output mixed with Sinusoidal signa (3)
Help me writing a Matlab code for analyzing chirp signal (3)
Chirp-Z transform - source code needed (1)
RTL code for DDR DFF. (4)
VERILOG RTL code for PRBS generator (1)
RTL Source code for FIFO - pointers to sources (5)
need RTL code for multiplier or adder with latch function (2)
embedding compiled code into Verilog RTL code of EEPROM (3)
Need help...for Embedded Ethernet Using RTL 8019AS (8)
About a Verilog code for digital Sigma-Delta modulator (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS